Refine Search

Search Results -

Terms	Documents
L1 and (switch$3 near10 node)	1

Database:
US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L2

Refine Search

Recall Text | Clear | Interrupt

Search History

DATE: Wednesday, May 17, 2006 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=PGPB; PLUR=YES; OP=OR			
L2	L1 and (switch$3 near10 node)	1	L2
L1	"memory hub" same control$3 same (request$3 or command$3)	57	L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L1 and (switch$3 same node)	1

Database: US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L3

Refine Search

Recall Text | Clear | Interrupt

Search History

DATE: Wednesday, May 17, 2006 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=PGPB; PLUR=YES; OP=OR			
L3	L1 and (switch$3 same node)	1	L3
L2	L1 and (switch$3 near10 node)	1	L2
L1	"memory hub" same control$3 same (request$3 or command$3)	57	L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
"memory hub" same control$3 same (request$3 or command$3)	69

Database:
US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L4

Refine Search

Recall Text | Clear | Interrupt

Search History

DATE: Wednesday, May 17, 2006 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=PGPB,USPT,USOC; PLUR=YES; OP=OR			
L4	"memory hub" same control$3 same (request$3 or command$3)	69	L4
DB=PGPB; PLUR=YES; OP=OR			
L3	L1 and (switch$3 same node)	1	L3
L2	L1 and (switch$3 near10 node)	1	L2
L1	"memory hub" same control$3 same (request$3 or command$3)	57	L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
"memory hub" same control$3 same (request$3 or command$3)	11

Database: US Pre-Grant Publication Full-Text Database; US Patents Full-Text Database; US OCR Full-Text Database; EPO Abstracts Database; JPO Abstracts Database; Derwent World Patents Index; IBM Technical Disclosure Bulletins

Search: L5

Refine Search | Recall Text | Clear | Interrupt

Search History

DATE: Wednesday, May 17, 2006 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			
L5	"memory hub" same control$3 same (request$3 or command$3)	11	L5
DB=PGPB,USPT,USOC; PLUR=YES; OP=OR			
L4	"memory hub" same control$3 same (request$3 or command$3)	69	L4
DB=PGPB; PLUR=YES; OP=OR			
L3	L1 and (switch$3 same node)	1	L3
L2	L1 and (switch$3 near10 node)	1	L2
L1	"memory hub" same control$3 same (request$3 or command$3)	57	L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
(709/201 |709/219 |361/679 |361/684 |345/418 |710/100 |710/300 |710/104 |710/311 |710/5 |710/303 |710/2 |710/305 |710/316 |370/351 |370/338 |370/423 |370/912 |711/105 |711/119 |711/149 |711/5 |711/154 |712/11 |712/15 |712/34 |712/220 |713/400 |365/63 |365/52 |365/230.01).ccls.	28221

Database: US Pre-Grant Publication Full-Text Database; US Patents Full-Text Database; US OCR Full-Text Database; EPO Abstracts Database; JPO Abstracts Database; Derwent World Patents Index; IBM Technical Disclosure Bulletins

Search: L6

Refine Search | Recall Text | Clear | Interrupt

Search History

DATE: Wednesday, May 17, 2006 Printable Copy Create Case

Set Name	Query
side by side	
	DB=PGPB,USPT,USOC; PLUR=YES; OP=OR
L6	710/100,300,104,311,5,303,2,305,316;712/11,15,34,220;365/63,52,230.01;361/679,684;345/418;370/351,338,42
	DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR
L5	"memory hub" same control$3 same (request$3 or command$3)
	DB=PGPB,USPT,USOC; PLUR=YES; OP=OR
L4	"memory hub" same control$3 same (request$3 or command$3)
	DB=PGPB; PLUR=YES; OP=OR
L3	L1 and (switch$3 same node)
L2	L1 and (switch$3 near10 node)
L1	"memory hub" same control$3 same (request$3 or command$3)

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L1 and L6	27

Database:
US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L7

Refine Search

Recall Text | Clear | Interrupt

Search History

DATE: Wednesday, May 17, 2006 Printable Copy Create Case

Set Name	Query
side by side	
	DB=PGPB,USPT,USOC; PLUR=YES; OP=OR
L7	l1 and L6
L6	710/100,300,104,311,5,303,2,305,316;712/11,15,34,220;365/63,52,230.01;361/679,684;345/418;370/351,338,42
	DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR
L5	"memory hub" same control$3 same (request$3 or command$3)
	DB=PGPB,USPT,USOC; PLUR=YES; OP=OR
L4	"memory hub" same control$3 same (request$3 or command$3)
	DB=PGPB; PLUR=YES; OP=OR
L3	L1 and (switch$3 same node)
L2	L1 and (switch$3 near10 node)
L1	"memory hub" same control$3 same (request$3 or command$3)

END OF SEARCH HISTORY


EAST - [Untitled1:1]
File View Edit Tools Window Help
Drafts
Pending
Active
L1: (12) "memory hub" s
Failed
Saved
Favorites
Tagged (0)
UDC
Queue
Trash
Search
Edit
Browse
Queue
Clear
DBs
USPAT
Plurals
Default operator:
OR
Highlight all hit terms initially
BRS form
IS&R form
Image
Text
HTML
Type L # Hits Search Text DBs Time Stam Comment Error Definit Er
1 BRS L1 12 "memory hub" same control$3 same (reque USPA T 2006/05/1 7 17:09
Start
EAST - [...


EAST - [Untitled1:1]
File View Edit Tools Window Help
Drafts
Pending
Active
L1: (12) "memory hub" s
Failed
Saved
Favorites
Tagged (0)
UDC
Queue
Trash
Search
Edit
Browse
Queue
Clear
DBs
USPAT
Plurals
Default operator:
OR
Highlight all hit terms initially
"memory hub" same control$3 same (request$3 or command$3)
BRS form
IS&R form
Image
Text
HTML
U
I
Document ID
Issue Dat
Pages
Title
Current OR
Current X
1 US 7047351 B2 20060516 11 Memory hub bypass circuit and method 711/5 365/230.0 ;
2 US 7035212 B1 20060425 22 Method and apparatus for end to end forwardi 370/230 370/413; 711/202
3 US 6980042 B2 20051227 19 Delay line synchronizer apparatus and method 327/291 327/141; 327/160;
4 US 6877052 B1 20050405 8 System and method for improved half-duplex bu 710/107 710/105; 710/240;
5 US 6865192 B1 20050308 9 Integrated services hub self configuration 370/475 710/104
6 US 6820181 B2 20041116 14 Method and system for controlling memory acce 711/169 710/52
7 US 6754117 B2 20040622 14 System and method for self-testing and repair 365/201 365/200
8 US 5461627 A 19951024 19 Access protocol for a common channel wireless 370/346 370/349
9 US 4253146 A 19810224 82 Module for coupling computer-processors 709/226 711/147; 711/150
10 US 4253144 A 19810224 84 Multi-processor communication network 709/226 711/147; 711/150
11 US 4245306 19810113 83 Selection of addressed 709/245 709/233;
Start
EAST - [...

Results for "((memory hub) and control* and switch*<in>metadata)"

e-mail printer friendly

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

((memory hub) and control* and switch*<in>metadata) Search

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

Indexed by Inspec®

Results for "((memory hub) and control*<in>metadata)"

e-mail printer friendly

Your search matched **1** of **1351118** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

View Session History

New Search

Modify Search

((memory hub) and control*<in>metadata) Search

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

view selected items Select All Deselect All

1. **Design and packaging challenges for on-board cache subsystems using source synchronous 400 Mb/s interfaces**
   Nam Pham; Cases, M.; Guertin, D.;
   Electronic Components and Technology Conference, 2001. Proceedings., 51st
   29 May-1 June 2001 Page(s):123 - 127
   Digital Object Identifier 10.1109/ECTC.2001.927706
   AbstractPlus | Full Text: PDF(120 KB) IEEE CNF
   Rights and Permissions

Design and packaging challenges for on-board cache subsystems using source synchronous 400 Mb/s interfaces

Nam Pham Cases, M. Guertin, D.
eServer X Series, IBM Corp., Austin, TX, USA;

This paper appears in: **Electronic Components and Technology Conference, 2001. Proceedings., 51st**
Publication Date: 29 May-1 June 2001
On page(s): 123 - 127
Number of Pages: xxxiii+1518
Meeting Date: 05/29/2001 - 06/01/2001
Location: Orlando, FL
INSPEC Accession Number:7049073
Digital Object Identifier: 10.1109/ECTC.2001.927706
Posted online: 2002-08-07 00:28:18.0

Abstract
This paper describes circuit and packaging design challenges encountered while attempting to optimize the source synchronous timing equations for the system level interconnects using a 200 MHz double data rate (DDR) level 3 (L3) cache subsystem. Various solutions to these challenges are presented. The delay skew budget and noise margin allocation for the various components of the optimization equations are discussed in conjunction with their associated delay skew **control** techniques

Index Terms
Inspec

Controlled Indexing
cache storage integrated circuit design integrated circuit interconnections microprocessor chips packaging

Non-controlled Indexing
200 MHz delay skew design optimization microprocessor circuit noise margin on-board DDR level 3 cache subsystem packaging source synchronous interface system-level interconnect timing allocation

Author Keywords
Not Available

References

No references available on IEEE Xplore.

Citing Documents

1 Statistical signal integrity analysis and diagnosis methodology for high-speed systems, Matoglu, E.; Pham, N.; de Araujo, D.N.; Cases, M.; Swaminathan, M.
Advanced Packaging, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on]
On page(s): 611- 629, Volume: 27, Issue: 4, Nov. 2004
Abstract | Full Text: PDF (1552)